Abstract: A novel all-optical address decoder (AOAD) using an external-cavity-based single-mode Fabry-Pé rot laser diode (SMFP-LD) is proposed and demonstrated. The proposed AOAD is the combination of logic gates that are cascaded together to give specific functions of the decoder. The working principles of all logic gates are based on the singleand multi-input injection-locking properties of SMFP-LD. The outputs of the proposed AOAD have contrast ratios of above 27 dB in the spectrum domain, clear waveforms, and clear eyes diagrams with good BER at the data rate of 10 Gb/s. The proposed AOAD has several advantages such as a simple and cascadable structure, low cost, and low bias current (below 19 mA) compared with other optical technologies.
Introduction
An address decoder is a circuit that has two or more bits of address bus as inputs and has one or more device selection lines as outputs. In electronics field, the address decoder is represented in all integrated-circuit families, processors, standard FPGA, and ASIC libraries [1] . Likewise, all-optical address decoder (AOAD) is the essential building block for all-optical systems that use optical buses. For example, AOAD should be presented in all-optical switching, control, memory, and future all-optical arithmetic logic units (ALUs) where outputs are based on the combination of inputs. In general, all-optical computing and controlling, using light instead of electrons as a fast and low energy replacement, have several advantages compared with those of electronics, such as higher bandwidth, data transparency, less power consumption [2] , higher parallelism, more flexibility in layout, and less loss in communication [3] . To our knowledge, there has been only one proposal on AOAD so far using a semiconductor optical amplifier (SOA) [4] ; however, the decoder scheme in [4] not only requires many components such as SOA, erbium-doped fiber amplifier (EDFA), and optical demultiplexer (DEMUX) but is also expensive and requires high bias current ($250 mA). To overcome the requirement of high current and expensive components, a Fabry-Pé rot laser diode (FP-LD) may be one of the candidates for the same. Various optical units have been demonstrated using multimode FP-LD (MMFP-LD) [5] , [6] and single-mode FP-LD (SMFP-LD) [7] - [9] ; however, the cascading of many individual FP-LDs and the relationship between the required input power to get fully lock state and to release locking state of the SMFP-LD at given wavelength detuning have not been considered in detail.
In this paper, we analyzed input power and detuning wavelength requirements to injection-lock SMFP-LD and released SMFP-LD's locking state, and we applied those principles to demonstrate a 2 Â 4 AOAD using single-and multi-input injection-locking properties in SMFP-LD. Since SMFP-LD has self-locking mode, it does not need additional probe beam, which is required in other optical technologies [5] , [6] . Hence, the proposed AOAD using SMFP-LD has several advantages such as simple in configuration, power and cost efficient, and cascadable structure.
Operation Principle
The proposed decoder operation is based on the single-input and multi-input injection-locking properties of SMFP-LDs, in which the self-locked mode (dominant mode) is suppressed when the single-input beam or multi-input beams is/are injected with proper input power and wavelength detuning [7] . In addition, the cascading property of SMFP-LDs also plays a crucial role for the implementation of AOAD. From the block diagram in Fig. 1 , we can observe that AOAD is composed of several logic gates (NOT, NOR, and NAND), which are connected together to get the desired logic functions. The NOT and NOR gates work on single-input injection-locking principle in which power of single input at logic B1[ is enough to suppress the dominant mode, whereas the NAND gate works on multi-input injection-locking principle, which states that the dominant mode will be suppressed only when all the inputs are logic B1[ [8] . In multi-input injection-locking, the total input power of N injected beams is set in such a way that the dominant mode of SMFP-LD is suppressed only when all N inputs are logic B1[, otherwise (one or more beam is/are logic B0[) it is not suppressed. Since logic gates NOT, NOR, and NAND inside the AOAD are connected in cascading order, it is also possible to connect the AOAD in cascading order to make the desired complex functions. The cascadable feature can be obtained due to the fact that SMFP-LDs can be connected serially if input power and wavelength are controlled and matched properly for injection locking. In general, the locking strength of the input beam and hence the suppression of dominant mode is dependent on two parameters, i.e., wavelength detuning range and input power, which are related to each other. Lower detuning requires lower injected power for injection locking, and higher wavelength detuning needs higher input power. However, too small wavelength detuning may cause unstable locking. The relationship between wavelength detuning and injection locking is experimentally measured, as shown in Fig. 2 . The change in temperature will shift the dominant mode of the SMFP-LD, which can be considered as advantage as it provides wavelength tunability of SMFP-LD. To maintain the fixed dominant mode, the SMFP-LD was kept firmly by using commercially available 4-pin coaxial pigtailed package, and its temperature was precisely controlled by using commercially available thermal electric cooler (TEC), which has the stability guarantee of less than 0.01 C. Table 1 shows the truth table of 
Hence, the experimental setup of the AOAD can be constructed, as shown in Fig. 3 .
In Fig. 3 , 4 , respectively. To get desired logical functions, power, wavelength detuning, and polarization of C 0 , C 1 , C 0 , C 1 , and Y 4 are controlled properly by tuning the corresponding bias current, temperature, and polarization controller in such a way that, in the case of output Y 0 , the SMFP-LD 0 is fully locked when either C 0 or C 1 is logic B1[. Under such condition, the SMFP-LD 0 is also locked when both C 0 and C 1 are logic B1[. In general, the self-locking mode of SMFP-LD 0 (at 0 ) is suppressed when ðC 0 ; C 1 Þ is (0,1), (1,0), or (1,1) and not suppressed when both C 0 and C 1 are logic B0[. Hence, the output Y 0 has a logic function of NOR gate. In the case of output Y 1 , the self-locking mode of SMFP-LD 1 (at 1 ) is suppressed when ðC 0 ; C 1 Þ is (0,1), (1,0), or (1,1) and not suppressed when ðC 0 ; C 1 Þ is (0,0). When C 1 is logic B1[, the SMFP-LD 6 is fully locked and there is logic B0[ at output Y 6 (C 1 at wavelength 6 table in Table 1 .
Experimental Setup and Results
Fig . 3 shows the experimental setup for AOAD using injection-locking property of SMFP-LD. The threshold current, working current, and working temperature of SMFP-LD 0 to SMFP-LD 6 are (9 mA, 12 mA, 13.9 C), (11 mA, 15 mA, 26.3 C), (11 mA, 15 mA, 26.3 C), (9 mA, 12 mA, 13.9 C), (11 mA, 15 mA, 26.3 C), (13 mA, 19 mA, 13.5 C), and (12 mA, 16 mA, 13.5 C), respectively. Under those working conditions, SMFP-LDs have the dominant modes at 0 (1543.44 nm), 1 (1538.76 nm), 2 (1538.76 nm), 3 (1543.44 nm), 4 (1538.76 nm), 5 (1548.00 nm), and 6 (1544.52 nm), respectively. Two input light beams from TL 0 and TL 1 are set at the wavelengths of C 0 (1550.48 nm) and C 1 (1552.80 nm). The polarization controllers PC 0 and PC 1 were used to minimize the polarizationdependent loss in the Mach-Zehnder modulator, whereas other PCs are used to get maximum possible TE optical power injected into SMFP-LDs. Due to injection-locking property of FP-LD, the more TE power is injected into the SMFP-LD, the more suppression of the SMFP-LD's side modes and the higher power at the injected mode. With TM input beams, FP-LD shows absorption phenomena that can be used for the demonstration of the positive logic units such as AND, OR, and others [10] . Optical bandpass filters (OBFs) are used to pass only desired output wavelengths at the outputs. SMFP-LD 0 to SMFP-LD 3 and SMFP-LD 5 to SMFP-LD 6 work under the principle of single-input injection-locking, in which power of single-input beam is enough to suppress the dominant mode of SMFP-LD; however, SMFP-LD 4 works on multi-input injection-locking, in which power of single-input beam is not enough to suppress the dominant mode, i.e., two input beams are required for the SMFP-LD 4 . The input light beams are modulated with 10-Gb/s non-return-tozero pseudorandom bit sequences of 2 31 À 1 that are generated from an Anritsu MP1763B pulse pattern generator.
To know the dependency of required injected power to fully lock ðP FL Þ an SMFP-LD and to release ðP RL Þ, the SMFP-LD's locking state at given wavelength detuning, one side mode was selected and the input wavelength was tuned around the chosen side mode, as shown in Fig. 2 . In this figure, the negative wavelength detuning corresponds to the case input wavelength that is smaller than the side mode wavelength. We found that the required powers to fully lock the SMFP-LD and to release its locking state in the experiments are about À7.5 and À9.3, respectively, given that the wavelength detuning is about 0.04 nm to 0.08 nm (their were not significantly different in required powers to lock and to release the SMFP-LD in the experiment). Fig. 4 shows the spectra of the SMFP-LD 5 ð 5 Þ (a) and SMFP-LD 6 ð 6 Þ (b), which work as the NOT gates with the single-input C 0 and C 1 , respectively. Chosen side modes' wavelengths are 1550.44 and 1552.72 nm, which are corresponding to the wavelength detunings of 0.04 and 0.08 nm. The measured powers of inputs C 0 and C 1 before the circulators OC 5 and OC 6 are À4.9 and À5.1 dBm, respectively, which are greater than the required power (À7.5 dBm) to fully lock the corresponding SMFP-LDs. When C 0 is logic B0[ (À38.6 dBm, black solid line), output C 0 is logic B1[ (À4.1), and when C 0 is logic B1[ (À5.6 dBm, measured by OSA, red dash line), output 6 ðC 0 Þ is logic B0[ (À44 dBm). Similarly, when C 1 is logic B0[ (À38.2 dBm, black solid line), output C 1 is logic B1[(À3.5 dBm), and when C 1 is logic B1[ (À4.1 dBm, red dash line), output 5 ðC 1 Þ is logic B0[ (À42.9 dBm). Because powers of inputs C 0 and C 1 at logic B1[, measured before OC 1 , are À4.9 and À5.1 dBm, respectively, either power of C 0 or C 1 is enough to fully lock the SMFP-LD 0 when C 0 or C 1 is logic B1[, and the locking state is released when both of them are logic B0[. Indeed, when both C 0 and C 1 are logic B0[, there is no input beam injected into the SMFP-LD 0 and the only spectrum of the SMFP-LD 0 is observed at output Y 0 , as shown in Fig. 5(a) . Hence, the self-locked mode at wavelength 0 (1543.44 nm) is not suppressed or, in other words, Y 0 has logic high (logic B1[) in this case. When C 0 is logic B0[ and C 1 logic B1[, the power of input beam C 1 is enough to lock the SMFP-LD 0 , as shown in Fig. 5(b) (solid black) . The contrast ratio (CR) is about 38.3 dB compared between with and without input C 1 to the SMFP-LD. Similarly, the SMFP-LD is fully locked with a CR of about 29.7 and 40 dB when ðC 0 ; C 1 Þ is (1,0) and (1,1), respectively. In conclusion, the output Y 0 is logic B1[ only when ðC 0 ; C 1 Þ is (0,0).
In the case of output Y 1 , since the SMFP-LD 6 is used as the NOT 1 gate to invert the input signal C 1 , required inputs' logic states are changed, as compared with the case output Y 0 , to get the output Y 1 to be logic B1[. Indeed, Fig. 6 shows the spectra before filters OBF 1 (black solid line) and OBF 6 (red dot line) when ðC 0 ; C 1 Þ is (a) (0,0); (b) (0,1); (c) (1,0); and (d) (1,1), respectively, and the spectrum of the SMFP-LD 1 without any injection (black dot line). The chosen side modes' wavelengths with respect to the inputs C 0 and C 1 are 1547.96 and 1550.40 nm, which are corresponding to wavelength detunings of 0.04 and 0.08 nm, respectively. The powers of inputs C 0 and C 1 measured before OC 1 are À4.9 and À5.2 dBm, respectively. Hence, all the modes of SMFP-LD 1 are fully suppressed when either C 0 or C 1 is logic B1[, and the locking state of SMFP-LD 1 is released only when both C 0 and C 1 are logic B0[. Fig. 6(a) shows that when both C 0 and C 1 are logic B0[, there is no input beam injected into the SMFP-LD 6 and the self-locked mode of the SMFP-LD 6 is not suppressed; hence, C 1 is logic B1[, which causes SMFP-LD 1 to be locked fully at wavelength 6 . Therefore, Y 1 is logic B0[. The power of the side mode at 2 (1538.76 nm) is about À37.5 dBm, and the CR is about 30.9 dB. When C 0 is logic B0[ and C 1 is logic B1[ [see Fig. 6(b) ], the SMFP-LD 5 is locked by C 1 ; therefore, C 1 is logic B0[. The self-locked mode at wavelength 2 (1538.76 nm) is not suppressed or, in other words, Y 1 is logic B1[. When C 0 is logic B1[ and C 1 is logic B0[ [see Fig. 6(c) ], the SMFP-LD 6 is not locked by the input C 1 ; therefore, C 1 is logic B1[. Hence, the SMFP-LD 1 is locked by both inputs C 0 and C 1 , which cause the output Y 1 to be logic B0[. The CR is about 34.2 dB compared to SMFP-LD 1 when there is no input. In case ðC 0 ; C 1 Þ is (1,1) , the SMFP-LD 5 is fully locked by the input C 1 , which causes the output C 1 to be logic B0[; therefore, the SMFP-LD 2 is injection-locked by only input C 0 and the output Y 1 is logic B0[ with a CR of about 34.3 dB. In conclusion, the output Y 1 is at logic high with only one case ðC 0 ; C 1 Þ is (0,1). In the case of output Y 2 , the SMFP-LD 5 is used as a NOT 2 gate to invert the input signal C 0 (1550.48 nm). Fig. 7 shows the spectra before OBF 2 (black solid line), the spectra before the filter at output C 0 (1544.52 nm) of the SMFP-LD 5 (red dot line) when ðC 0 ; C 1 Þ is (a) (0,0); (b) (0,1); (c) (1,0); and (d) (1,1) , respectively, and the spectrum of the SMFP-LD 2 without any injection (black dot line). Powers of inputs C 0 and C 1 measured before OC 3 , when C 0 and C 1 are logic B1[, are À4.8 and À5.1 dBm, respectively. Due to the similarity between this part and the previous Y 0 and Y 1 parts, we just show some specific values that belong to this part. The chosen side modes' wavelengths are 1544.44 and 1550.40 nm, which are corresponding to wavelength detunings of 0.08 and 0.08 nm. The output Y 2 is logic high only when ðC 0 ; C 1 Þ is (0,0) or ðC 0 ; C 1 Þ is (1,0), in other words. In other cases of inputs ðC 0 ; C 1 Þ ((a) (0,0), (b) (0,1), and (d) (1,1) ), the outputs of Y 2 are logic low because the SMFP-LD 2 is locked by C 0 or/and C 1 . CRs are about 27.0, 40.6, and 40.5 dB in the cases of (0,0), (0,1), and (1,1), respectively. is (1,1) . Fig. 8(a) shows that when both C 0 and C 1 are logic B0[, there is no input beam Fig. 8(d) , the SMFP-LD 4 is locked by the combined powers of both C 0 and C 1 , which results in logic B0[ at output Y 4 . Hence, the SMFP-LD 3 is not locked and Y 3 is logic B1[. In conclusion, the output Y 3 is logic B1[ with only the case ðC 0 ; C 1 Þ is (1,1). In conclusion, the proposed AOAD using the injection-locking property of SMFP-LD is successfully verified in the spectrum domain for all the cases of inputs ðC 0 ; C 1 Þ. Fig. 9 shows the output waveforms, eyes diagrams, and rising-falling times at the corresponding outputs of the AOAD. Two input data (C 0 and C 1 ) were modulated with 16- Fig. 10 . Fig. 10 shows the BER measurements of AOAD. All the outputs have no noise floor up to BER of 10 À12 at the data rate of 10 Gb/s. The highest BER power penalty is measured about 1.64 dB for output port Y 2 . The little difference in power penalty between different outputs of the decoder may come from the differences in polarization controller and nonidentical wavelength detuning. 
Discussion and Conclusion
The key issues with the implementation of AOAD are single-input and multi-input injection-locking properties of SMFP-LDs and the cascading of different logic gates to form the desired functional device. Hence, proper power management and wavelength detuning should be considered carefully. Since injection locking is dependent on wavelength detuning, wavelength matching is considered as one of the critical parameters. However, this can be overcome with the management of input beam powers that are injected to respective SMFP-LDs. Since SMFP-LDs are used, external probe beams are not required as needed in conventional FP-LDs and SOAs. In addition, the maximum bias current for the SMFP-LDs that we have used is below 19 mA, which is low compared with that of other optical technologies.
In this paper, we have proposed and experimentally demonstrated an AOAD using an SMFP-LD. The decoder has clear spectra, waveform, eyes diagram, reasonable rising-falling time, and BER for all the outputs. The output spectra and waveforms satisfy the desired logic functions of an address decoder, as shown in the truth table in Table 1 . Since SMFP-LD is made from cheap commercial FP-LD, which requires small bias current, and the scheme using SMFP-LD does not require additional probe beam and associated components to have injection locking, the proposed scheme is power and cost efficient and has simple configuration features compared with other technologies, including commercially available FP-LD technology. The experiment is carried out with a data rate of 10 Gb/s; however, the speed can be increased to a higher data rate [11] . The proposed AOAD can be used for all-optical control unit, all-optical address decoding, label swapping based on the time-to-wavelength converter [12] , and other signal processing. Since several components such as optical waveguide [13] , polarization controller [14] , circulator [15] , coupler [16] , [17] , and tunable filter [18] have been successfully integrated as reported in respective references [13] - [18] , the AOAD can be integrated after finding the proper solution for SMFP-LD integration, which we are considering in near future works.
